Abstract-An approach is presented for the analysis of the nonlinear behavior of analog integrated circuits. The approach is based on a variant of the Volterra series approach for frequencydomain analysis of weakly nonlinear circuits with one input port, such as amplifiers, and with more than one input port, such as analog mixers and multipliers. By coupling numerical results with symbolic results, both obtained with this method, insight into the nonlinear operation of analog integrated circuits can be gained. For accurate distortion computations, the accuracy of the transistor models is critical. A MOS transistor model is discussed that allows us to explain the measured fourth-order nonlinear behavior of a 1-GHz CMOS upconverter. Further, the method is illustrated with several examples, including the analysis of an operational amplifier up to its gain-bandwidth product. This example has also been verified experimentally.
I. INTRODUCTION

I
N the analog design community, many circuits are emerging in which nonlinear effects play an important role. For example, in switched-current filters [1] and in transconductance-C filters [2] , [3] , the amplifiers are open-loop circuits, which can cause considerable nonlinear distortion. Further, in analog radio frequency (RF) front-ends of integrated transceivers [4] , [5] , a knowledge of the nonlinear behavior of building blocks such as low-noise amplifiers and mixers is essential.
In this paper, it is described how nonlinear effects in weakly nonlinear, continuous-time analog integrated circuits can be analyzed with the inclusion of more than one nonlinearity and with high-frequency effects. Harmonic and intermodulation distortion are computed both in numerical and symbolic form. The numerical results provide extra insight since the method used can give the contribution to the output distortion of each nonlinearity separately. The symbolic results, on the other hand, are closed-form expressions as a function of one or two input frequencies and of the circuit elements. The symbolic expressions can be simplified with a criterion based on the relative magnitudes of the circuit elements, leading to interpretable expressions. In this way, circuit designers do not have to worry about how to calculate nonlinear effects. Instead they can obtain insight into those effects by concentrating upon the interpretation of the results.
For an analysis of the weakly nonlinear circuit behavior, the nonlinear circuit elements in the equivalent small-signal circuit of a transistor are described with power series which are broken down after the first few terms. The coefficients in these power series, referred to as nonlinearity coefficients, occur in the symbolic expressions of harmonics and intermodulation products. These coefficients can be computed by taking higher order derivatives from the transistor model equations as discussed in Section II. However, the value of nonlinearity coefficients is largely influenced by oversimplifications of the model equations or by errors on the model parameters. An accurate model for the drain current of a MOS transistor is presented in Section II. This model is used to explain the measured nonlinear behavior of a 1-GHz CMOS upconverter.
The method that is used here to compute harmonics and intermodulation products closely resembles the Volterra series approaches that have been used previously [6] - [9] to compute nonlinear responses numerically. Although the same results are obtained with the Volterra series approach, the method used here is simpler in the sense that it avoids redundant computations. The method is briefly explained in Section III.
The symbolic expressions for harmonics or intermodulation products are generated by the coupling of the computation method with a symbolic simulator that generates symbolic expressions for network functions of linearized analog circuits [10] . This is possible since the computation method described here reduces to a repeated solution of sets of linear equations. Modern symbolic analyzers [10] - [14] are able to generate approximate expressions, where the approximation is based upon the numerical values of the circuit parameters. Aspects of the coupling of the calculation method of harmonics, and intermodulation products with the symbolic network analysis approach for linearized circuits described in [12] are discussed in Section IV.
The analysis technique is illustrated in Section V with two examples: the second harmonic at the output of a CMOS Miller-compensated operational amplifier, and the third harmonic distortion of a single bipolar transistor amplifier.
II. DESCRIPTION OF NONLINEARITIES
Most devices commonly used in analog integrated circuits can-for their small-signal behavior-be described with instances of nonlinear (trans)conductances and nonlinear ca-pacitances. A nonlinear conductance can be controlled by one or more voltages.
1) Nonlinear Conductance: For a nonlinear conductance or transconductance, the current through the element, , is a nonlinear function of up to three voltages , , and . Using a power series expansion around the quiescent value, the total value of the current can be split into a quiescent part and an ac part. This ac part is given by (1) In this series, , , and denote the first-order derivative with respect to , , and , respectively. These are nothing else but small-signal parameters. Further, this series implies the introduction of the following nonlinearity coefficients:
in which is an integer larger than 1, and and are positive integers. If in the number or equals one, then this number is omitted as a subscript, as in :
The same holds for the numbers , , and in (4) such as in . As a simple example, consider the simplified model of the collector current of a bipolar transistor: (6) in which , , and are the transistor saturation current, the base-emitter voltage, and the thermal voltage, respectively. The first derivative is the transistor transconductance . The nonlinearity coefficients are found to be 
2) Nonlinear Capacitance:
A nonlinear capacitor is described with a nonlinear relationship between the charge upon the capacitor and the voltage over the capacitor in the same way as the relationship between the current and the controlling voltage of a one-dimensional conductance. The current through the capacitor is obtained by taking the time derivative of the charge.
A. Weakly Nonlinear Transistor Models
The nonlinearities described in the previous section can now be tailored together to construct nonlinear equivalent circuits for transistors. These are straightforward extensions of the linear equivalent small-signal circuits. The equivalent nonlinear circuit for a bipolar and a MOS transistor are shown in Fig. 1 .
The nonlinearity coefficients that are needed to describe the different nonlinearities in a transistor are determined by taking second-and third-order derivatives, respectively, of the model equations. Existing circuit simulators provide values for the current and its first derivatives, which are the smallsignal parameters, but the higher order derivatives are seldom computed. Therefore, routines have been developed to compute those higher order derivatives. In these routines, the different derivatives are computed as a function of the bias voltages, the transistor dimensions, and the model parameters. The source code for these routines is derived in an automatic way, by computing symbolically with the symbolic algebra program [15] the derivatives of the model equations. The generated expressions are then dumped to format.
In this way, this approach is open to models that are different from the ones that are used in commercial circuit simulators. This has the advantage that physical effects that are poorly modeled in commercially used models can be modeled more accurately. For example, in MOS models such as the BSIM3 model [16] , many effects are modeled with low-order polynomials rather than with more complicated transcendental functions. In this way, the accuracy for the computation of the dc values and the small-signal parameters is still acceptable, whereas the CPU time for the evaluation of the model equations is drastically reduced. However, the error on the higher order derivatives can be high.
With this in mind, the accurate models are only used for the computation of nonlinearity coefficients, whereas the dc bias point is computed with a numerical simulator using a model that can be efficiently evaluated, yielding only minor differences for the bias solution.
As an example, a drain current model for a MOS transistor in the triode region is considered. If velocity saturation and mobility reduction due to the vertical field are taken into account, then the drain current can be written as the product of three functions: (8) The function models the drain current in absence of mobility reduction and velocity saturation. An accurate expression for this function, derived in [17] , is given by (9) in which is the surface mobility in the absence of mobility reduction, is the gate oxide capacitance per unit area, is the flat-band voltage, is the surface inversion potential, and is the body-effect coefficient. In order to have a function that can be evaluated more efficiently, the function is very often approximated as follows [16] , [18] , [19] : (10) in which various values are used for the parameter . In several models, is a function of only, and not of the other terminal voltages. As a result, the third-order nonlinearity coefficient is zero, since the dependence of the current on is quadratic. This is not correct as can be seen from the more accurate expression [see (9) ] which contains a 3/2 power term that comprises . This illustrates that an oversimplification of a model can yield very large errors on nonlinearity coefficients.
The function models the mobility reduction. It has the form (11) The factor is the mobility reduction factor [17] . In many models, the parameter is often as simple as (12) In [20] a more accurate model is used: The difference between the nonlinearity coefficients of the drain current computed with the two models of given above increases with the order of the derivative. This is shown in Fig. 2 .
Finally, the function models velocity saturation. In most MOS models that are commonly used, this is modeled with a function of the form (14) Here is the critical electric field [17] that is approximately equal to , in which is the saturation velocity and is the effective mobility. In [21] a more accurate model for the function is used:
The problem of using more accurate expressions for the functions , , and than the expressions that are used in widely used MOS models, is that the drain current in saturation has to be computed iteratively, since the drain-source saturation voltage is given by an implicit equation. This would require too much CPU time for efficient circuit simulations. For the computation of nonlinearity coefficients, however, these models can be used without iteration, since it is possible to derive explicit expressions for the derivatives of the drain current as a function of the bias voltages and of . If, in the expressions for the derivatives, is evaluated with another, simpler MOS model that yields an explicit expression for , then the error is usually very small.
The expressions for the nonlinearity coefficients are usually very complicated. In order to get insight into the physical effects that mainly determine the value of a nonlinearity coefficient, an approximation procedure has been developed that can filter out the dominant terms in the expressions of the nonlinearity coefficients. 1 The procedure exploits the fact that the model equations from which the nonlinearity coefficients are computed by symbolic differentiation are products of functions that in turn are composed functions [see, for example, (8) ]. Differentiating such products yields a sum, the dominant terms of which can be determined. This procedure is illustrated in the following example.
B. Example: A CMOS Upconverter
Fig. 3 depicts a 1-GHz CMOS upconverter that has been designed in a 0.7-m CMOS technology [22] . The operation of the circuit is based on the mixing operation of transistor which is biased in the triode region with V. In this way, the drain and the source play an identical role. The local oscillator is applied at the gate of , whereas the baseband signal is applied over the drain-source terminals via the source followers and . The measured output spectrum for a 0-dBm 800-MHz local oscillator signal and a 1-V differential sinusoidal baseband signal at 20 kHz is shown in Fig. 4 . The measured intermodulation products can be explained by looking at the mixing transistor only. The intermodulation products generated in that transistor propagate in a linear way through the rest of the circuit. Changes in the amplitude of the measured intermodulation products due to nonlinear behavior of the rest of the circuit are higher order effects, which can be neglected.
The wanted signal is at , in which is the local oscillator frequency and is the frequency of the baseband 1 For the numerical computations, of course, the exact values are used.
signal. It is seen that the largest unwanted spectral component is at . This component is due to fourth-order nonlinear behavior of transistor . The amplitude of this component can be computed using the accurate expressions of the functions , , and as given in (9), (13), and (15), respectively. The advantage of the used drain current model is that at V, it is perfectly symmetric with respect to source and drain, when the terminal voltages are referred to the bulk. This corresponds to the physical reality but it is very often not the case in widely used MOS models.
The high-frequency local oscillator signal is applied between the gate and the bulk of . Its amplitude is :
The baseband signal with amplitude is applied between drain and source: (17) (18)
1) Second-Order Response:
The wanted component is caused by second-order nonlinear behavior of the drain current of . This can be computed using the secondorder nonlinearity coefficients that arise from the Taylor series expansion of the drain current around the bias point. At V, the derivatives of with respect to are opposite to the derivatives with respect to . In this way, the wanted response is found as drain current component at (19) An approximate expression for the derivative in this equation can be obtained by using the routines explained above. In this way, it is found drain current component at (20) 2) Fourth-Order Response: The fourth-order response at is caused by the fourth-order terms in a Taylor series expansion of the drain current that are proportional to . Using the symmetry of source and drain at V, and the fact that , these fourth-order terms can be combined in one term :
The fourth-order component in the drain current of now becomes drain current component at (22) Using the routines described in Section II-A an approximation for the coefficient has been computed. With these routines, it is seen that the largest term is 62 times larger than the second largest term. Taking into account the largest term only for , yields (23) with given by (13) . The error on , that is made by taking into account the largest term only is 2.8% for the given bias point in the given CMOS technology.
The factor arises from taking the derivative of the function that models velocity saturation. This means that the fourth-order response is almost completely determined by the variation of the drain current due to velocity saturation. Indeed, when the instantaneous drain current becomes high during operation, then the velocity of the carriers may saturate.
The above results can now be evaluated for the current design. With m /(V s), m, m, F/m , m/s, V , and a mobility reduction factor of in the given bias point, the effective mobility is m /(V s) and MV/m. The ratio of the fourth-order and the second-order component of the drain current with the given amplitudes is then found to be 33 dB, which is only 3 dB different from the measured ratio.
III. CALCULATION OF NONLINEAR RESPONSES
In weakly nonlinear analog circuits, harmonics and intermodulation products can be computed using Volterra series [7] . In [23] and [24] a similar method is derived that circumvents the use of Volterra series. The analysis is limited to circuits with at most two input ports or with two input frequencies applied at one input port. In this way, harmonic and twotone intermodulation distortion can be computed. The method leads to the same results as the Volterra series approach but it is simpler to use, especially for circuits with more than one input port, such as a mixer. For such circuits, the use It is assumed that a circuit is excited by at most two sinusoidal input signals at a frequency and , respectively. Under steady-state conditions, every node voltage consists of a sum of harmonic functions as shown in (24) at the bottom of the page. In this equation, denotes the real part of its argument, is the phasor of the component of the voltage on node at the frequency . In a first step, the response of the linearized circuit to the external inputs is calculated. Together with the component of the output voltage at and , the component at and of all voltages that control a nonlinearity are calculated as well.
In the next step, the second-order responses are calculated. Suppose, for example, that the intermodulation product at the difference frequency has to be calculated. To this purpose, the physical inputs are first put to zero in the linearized circuit. Instead, the linearized circuit is excited with higher order correction current sources, denoted as nonlinear current sources of order two. Every nonlinearity in the original nonlinear circuit gives rise to such a current source in the linearized circuit. The sources are placed in parallel with each linearized element. The output of the circuit as a result of those current sources yields the required intermodulation product. Hereby, the transfer functions from the current sources to the output have to be evaluated at the frequency . The value of the nonlinear current sources of order two (see Table I ) depends on the type of the basic nonlinearity and on the first-order responses at the controlling voltages.
linear response 2nd-order response 3rd-order response (24) If one is interested in the second harmonic, a similar approach is followed. In this case, the transfer functions from the current sources to the output have to be evaluated at , and the values of the current sources, which are also given in Table I , are slightly different.
The method can be explained intuitively as follows. It is assumed that a second-order harmonic or intermodulation product is caused by nonlinearities of order two and not by higher-order nonlinearities. A second-order nonlinearity combines two first-order signals (signals at one of the two fundamental frequencies) at its controlling terminals and produces a second-order signal. This second-order signal propagates through the circuit to the output. When it is fed into other second-order nonlinearities, then higher order signals arise, which are neglected for the computation of second-order harmonics and intermodulation products. Hence, only the propagation of the second-order signal through the linearized network is important.
After the second-order signals of interest have been computed, the third-order responses can be calculated. Here again, they are computed as the response to nonlinear current sources. These are now determined by the second-and third-order nonlinearity coefficients and by the first-and second-order response at the controlling voltage(s). This can be seen in Table II , which lists the values of the nonlinear current sources for the computation of the third harmonic of . For other third-order responses, the values of the current sources are slightly different. If one is interested in responses of order higher than three, then a similar procedure can be followed.
A. Interpretation of the Results
With the calculation method explained above, the harmonics and intermodulation products of order at the frequency with are computed as a sum of contributions: (25) In this equation, is the nonlinear current source of order for nonlinearity , and denotes the transfer function from the applied nonlinear current source to the output. The sum is taken over all nonlinearities (conductances or capacitances) in the circuit. The formulation of nonlinear responses in the form of (25) makes reasoning about distortion possible. Indeed, the transfer functions which determine the nonlinear current sources, on one hand (see Tables I and II) , and the transfer functions from the current sources to the circuit's output, on the other hand, can be analyzed either numerically or symbolically and interpreted. Moreover, since the current sources are applied to a linear network, the effect of every current source, corresponding to one single nonlinearity, can be studied apart from the other ones.
IV. ALGORITHMIC ASPECTS
Responses of order higher than one are determined by analyzing the same linearized network that is used for the analysis of the linear behavior. This can be exploited in the symbolic computations. Indeed, the admittance matrix that arises from the network equations is always the same, apart from the value of the frequency variable. In a symbolic expression of a network function, the denominator corresponds to the determinant of the admittance matrix. Since the expression of a nonlinear current source depends on lowerorder responses, it is not difficult to see that the denominator of the value of a nonlinear current source is a combination of products of admittance matrix determinants, evaluated at a different frequency. For example, it can be shown that the denominator of any second-order response at is , whereas the denominator of any second harmonic at is . This reasoning can be extended to order three.
From the previous paragraph, it is clear that a symbolic expression for the denominator of a harmonic or intermodulation product can be computed once an expression for has been obtained, whereas the numerator is found by combining the numerators of several symbolic transfer functions, either from the input to a voltage that controls a nonlinearity or from a nonlinear current source to the output or to another controlling voltage. The final numerator is a nested expression, which can be expanded afterwards. However, huge expressions are generated, since a practical circuit contains a lot of basic nonlinearities and since each nonlinearity gives rise to a nonlinear current source, whose expression can already be quite complicated. In order to manage this complexity, two simplification procedures are used. In a first step, the contributions of the different nonlinearities are computed numerically as a function of one of the fundamental frequencies in a frequency range of interest, which is discretized into a set of frequency points. Next it is checked at every frequency point whether any contributions can be neglected. If at every frequency point a nonlinearity can be neglected, then the corresponding nonlinearity coefficient is set to zero. This elimination process is controlled by a user-defined error that should not be exceeded in a frequency range of interest. After this first step, usually very few nonlinearities remain with nonzero nonlinearity coefficients.
In a second step an approximate symbolic expression for the harmonic or intermodulation product of interest is computed with the nonlinearities that have not been eliminated in the previous step. The final symbolic expression will be a hierarchical one, in the form of (25) . Even with just a few nonlinearities, the exact expression is very large for circuits of practical size. The reason is that the number of terms of a network function increases exponentially with the size of the circuit. For large circuits, it is even impossible to compute the exact expression due to a huge number of terms. This problem is solved by generating the dominant terms only for every subexpression in (25) without first computing the exact expression. This is performed with the so-called simplification during generation approach that is described in [12] . This approach uses numerical values of the symbolic circuit parameters for the approximation. The errors that must be used for the approximation of every subexpression are computed in advance from the user-specified error for the total expression. This is performed with the algorithm described in [25] that has been developed for the approximation of nested (hierarchical) expressions. The final simplified expression can be expanded on user demand.
It must be remarked that the intermediate result obtained in the first step, namely a knowledge of the significant nonlinearities, provides information which is already much more valuable than simulation results obtained from SPICE-like simulators with the .DISTO command [9] , which do not select the significant nonlinearities at all. This knowledge, together with a plot of the different contributions and the total response as a function of frequency, can already yield enough insight such that the user does not need a symbolic analysis anymore.
Currently, symbolic network analysis programs are able to generate interpretable expressions for linearized circuits having about twenty transistors, each being represented by a nine elements equivalent circuit. The same limitation of course applies here. Since in many practical circuits only a few nonlinearities play a significant role, the extra memory usage and CPU time for symbolic analysis of nonlinear behavior is limited compared to symbolic analysis of the linear behavior only. 
V. EXAMPLES
A. Example 1: A Miller-Compensated Operational Amplifier
In this example, the harmonic distortion is analyzed at the output of the CMOS two-stage Miller-compensated operational amplifier of Fig. 5 up to its gain-bandwidth product ( ). The amplifier is put in the inverting feedback configuration of Fig. 6 . It is assumed that the transistors and match, just like and . Small-signal parameters and nonlinearity coefficients of such matching transistors are represented with one symbol. For example, represents the output conductance of both and . The amplifier has a gain-bandwidth of 100 kHz, the load capacitance is 10 pF, the load resistance in addition to the load formed by the feedback resistors is 100 k , and the compensation capacitance equals 1 pF.
The second harmonic distortion has sixteen contributions. These are first calculated as a function of the fundamental frequency with the method explained in Section III. The most important contributions to are shown in Fig. 7 . The other contributions are below 70 dB.
It is seen that starts to increase from 1 kHz ( ) with 20 dB per decade, and from about 50 kHz ( ) with a steeper slope. Beyond the gainbandwidth decreases rapidly. This behavior is also seen in measurements, as shown in Fig. 8 . For the third harmonic distortion, a similar increase in frequency is seen, but with a steeper slope. Differences in absolute value between the computed and measured distortion levels are mainly due to the poor modeling of the output conductance with the available SPICE level 2 models.
Clearly, only one nonlinearity dominates for frequencies below the gain-bandwidth product (100 kHz), namely the second-order nonlinearity coefficient of transistor . This can be explained by the fact that the largest contributions to the nonlinear distortion at the output of an amplifier originate from the circuit elements close to or at the output, where signal swings are large.
An expression for can be computed by considering the contribution of only. By omitting the other contributions, the error is never larger than 4%, which is the error at kHz. At low frequencies, the error is much lower. The contribution of is first computed in open loop. From (25) this is given by contribution of (26) From Table I , the value of is found: (27) in which is the fundamental response of the gatesource voltage of . At frequencies well below , this is easily found to be (28) in which is the sum of and the output conductances of and . The nonlinear current source of order two that corresponds to flows from the drain of to its source. The transfer function from this source to the output of the amplifier, which is the drain of , is given by
In order to know the second harmonic in closed loop, the second harmonic in open loop needs to be divided by , being the loop gain [27] . The second harmonic distortion is obtained by dividing the second harmonic by the fundamental response. Doing so, the poles in (28) and (29) are cancelled, and is computed with the above method as shown in (30) at the bottom of the page. It is seen that increases with 20 dB per decade from the frequency . For the given design, this frequency is computed to be 2.3 kHz. At the frequency , which equals 31 kHz here, the increase is with 60 dB per decade.
The error between given in (30) and the exact numerical value (without neglecting any contribution of a nonlinearity coefficient) is smaller than 0.1% at low frequencies and reaches a maximum of 37% at . Fig. 9 shows a common-emitter amplifier loaded with a resistor . The different contributions to the third harmonic at the collector of will be analyzed at high frequencies. The ac equivalent circuit of the common emitter amplifier is shown in Fig. 10 , while the linearized equivalent is shown in Fig. 11 . It is seen in Fig. 10 that the collector current is described as a function of two voltages in order to model both the exponential dependence on the base-emitter voltage and the Early effect. The different nonlinearities are modeled with the Gummel-Poon model, with the extension that the nonlinearity of the Early effect is modeled as well [28] . However, this nonlinearity plays a negligible role in this example. Further, the base resistance has been considered as a linear element for simplicity. This is a reasonable assumption for transistors with a large emitter area and at moderate bias currents. At high base currents effects such as current crowding, base pushout and/or base conductivity modulation make the base resistance dependent on the base current [26] , such that its nonlinear behavior needs to be taken into account.
B. Example 2: A Single Bipolar Transistor Amplifier
The most important transistor parameters are: mA, , , ps, V. Fig. 12 shows the third harmonic distortion as a function of frequency together with the most important contributions. It is seen that at low frequencies two contributions play a role, namely the contributions of and . They partially compensate, such that the total value of is smaller than the value of the largest contribution.
The total value of begins to increase from about 10 MHz. This can be explained as follows. At low frequencies, the imaginary part of the contributions of and is zero. At about 10 MHz, however, a zero occurs in the contribution of and the phase of this contribution goes to 90 . On the other hand, the frequency behavior of the contribution of is still flat, which means that the phase is still about zero. As a result, the two contributions will not cancel anymore; and when their magnitude is equal, at about 80 MHz, then the sum of the two contributions is not zero.
The third harmonic distortion reaches a maximum value around 200 MHz. This maximum is about 10 dB higher than the low-frequency value of . Beyond 200 MHz, falls off.
(30) Around the maximum value in the vicinity of 200 MHz, the most important contribution is due to . From Table II it is seen that this contribution is proportional to the second harmonic at the base-emitter voltage. This second harmonic, together with its most important contributions, is shown in Fig. 13 . It is seen that around 200 MHz, the most important contribution to comes from . The nonlinear current source that corresponds to flows from the collector to the emitter. At low frequencies, the transfer function from this source to the base-emitter voltage is zero, but at high frequencies there is a path from the collector to the base along . An approximate expression for that only takes into account has been computed with the above method, resulting in (31) at the bottom of the page, in which is the determinant of the admittance matrix, given by (32) In the given operating point, and around 200 MHz, this expression can be simplified to (33)
VI. CONCLUSIONS
In this paper, the analysis of weakly nonlinear behavior of analog integrated circuits has been addressed. The method makes use of a variant of the Volterra series approach to calculate harmonics and intermodulation products in the frequency domain. However, it is simpler although equally accurate for circuits with more than one input port, such as mixers and multipliers. It has been shown how numerical and symbolic results obtained with this method can be combined in order to obtain more insight in the nonlinear operation of analog integrated circuits. The numerical results yield the different contributions to the harmonic or intermodulation products of interest, and the most important ones can be retrieved. The symbolic expressions are generated by a symbolic network analysis method that can generate approximate expressions of the most important contributions with a user-definable error.
The results depend on nonlinearity coefficients that are proportional to higher order derivatives of model parameters. Routines have been presented for the computation of these coefficients, not only based on widely used transistor models but also on more accurate models that can be defined by the (31) user. The capabilities of these routines have been illustrated with the analysis of the fourth-order nonlinear behavior in a 1-GHz CMOS upconverter.
The complete approach has been illustrated with several examples: the harmonic distortion in an operational amplifier in closed loop has been analyzed as a function of frequency and compared to experimental results; next, the main contributions to the third harmonic distortion in a single bipolar transistor amplifier at high frequencies have been analyzed.
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